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Electrical characterization of a Pd / TiO2 / Si MIS structure has been reported in this paper. The TiO2 
layer has been deposited on n-Si substrate by spin coating sol-gel process using Titanium Tetraisopropox-
ide [Ti(OC3H7)4]. The current-voltage and capacitance-voltage characteristics were studied at room tem-
perature (300 K) by applying the dc bias gate voltage swept from – 3 to 3 V for the frequency range of 
50 kHz to 1 MHz. The study reveals that the capacitance in the accumulation region has frequency disper-
sion in high frequencies (> 10 kHz) which is attributed to leakage behavior of TiO2 insulating layer, inter-
face states and oxide defects. Different models of current conduction mechanism have been applied to 
study the measured data. It is found that Schottky-Richardson (SR) emission model is applicable at low bi-
as voltage, Frenkel-Poole (FP) emission model at moderate bias voltages while Fowler-Nordheim (FN) tun-
neling dominates at higher bias voltages. TiO2 based MIS devices having high dielectric constant and good 
interface quality with Si substrate are expected to play a major role in microelectronic applications. 
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1. INTRODUCTION 
 
Titanium dioxide (TiO2) films are being sought as a 
competent alternative dielectric to silicon dioxide (SiO2) 
films in ultra large-scale integration (in sub 100 nm 
silicon technology) because of its much higher dielectric 
constant and higher breakdown strength than those of 
SiO2 [1]. At such a low dimension, SiO2 becomes vul-
nerable to direct tunneling which dramatically increas-
es the leakage current [2]. A number of attempts have 
been made to find alternative oxides with high dielec-
tric constant (κ) such as HfO2, ZrO2, Ta2O5 and TiO2 
allowing to increase gate capacitance thereby negating 
the associated leakage effects. Among these high-κ die-
lectric materials, TiO2 is being seen as an attractive 
candidate in order to replace the conventional oxide 
material SiO2. Because TiO2 possesses higher dielectric 
constant approximately ranging from 10 to 80 depen-
ding on the deposition techniques, annealing tempera-
ture and annealing ambiance [3, 4] of the former. The 
electrical properties of the insulator (TiO2) layer have 
been found to be affected by the growth technique ow-
ing to the reactions at the insulator / Si substrate inter-
face and metal / TiO2 interface. Furthermore, TiO2 
based MIS structures exhibit relatively large leakage 
currents. This may be attributed to relatively small 
bandgap of ~ 3.5 eV of TiO2, low electron affinity ~ 4 eV 
and low band offset with silicon [1, 3-4]. 
A number of thin film deposition techniques are 
employed in the formation of TiO2 thin film, including 
RF- sputtering [5], Metal-organic chemical vapor depo-
sition (MOCVD) [6], E-Beam Evaporation [7], Chemical 
Vapor Deposition [8] and Sol-Gel process. The Sol-Gel 
process is becoming popular to prepare thin films coat-
ing using simple equipment. The interest in application 
of Sol-Gel method is due to several advantages includ-
ing homogenous layers on various substrates at low 
cost, ease of composition control, large area coatings and 
tailoring of refractive index. The thickness and the po-
rosity of the film can be easily controlled by changing the 
concentration of the Sol-Gel. Large surface areas can be 
coated by spin or dip coating. The Sol-Gel processes are 
particularly efficient in producing thin, uniform and 
multicomponent oxide layers of many compositions on 
various substrates, including Si substrate [9]. 
The electrical properties of gate dielectrics are usu-
ally characterized by capacitance-voltage (C-V) and 
current-voltage (I-V) measurements in MIS devices. 
The oxide / semiconductor interface and current 
transport mechanisms are the factors that determine 
the effect of interface states on MIS based devices. The 
performance, reliability and compatibility of the MIS 
devices depend mainly on the formation of the insulat-
ing layer, natives at the MIS interface, interface states 
(NSS) at insulator / semiconductor interface and series 
resistance (RS). Besides, the frequency factor also af-
fects the electrical properties of these devices [10]. 
 In this paper we have studied electrical properties 
of TiO2 based Pd/TiO2/n-Si MIS structures by conduct-
ing capacitance-voltage (C-V) and conductance-voltage 
(G-V) measurements for different high frequencies at 
room temperature. Charge flow mechanisms were de-
termined from current-voltage (I-V) measurements on 
MIS structures. 
 
2. EXPERIMENTAL 
 
TiO2 thin film based MIS capacitor was fabricated 
on <100> n-type Si (1-6 Ωcm) substrate at room tem-
perature. The Si wafer was cleaned by using standard 
procedures and then loaded in spinner system to depos-
it TiO2 thin film through spin coating process [11]. The 
procedure for the preparation of TiO2 thin film, in-
volved the dissolution of 12 cc Titanium Tetrai-
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sopropoxide [Ti (OC3H7)4, ex. Ti ≥ 98 % Merck] in 170 cc 
Isopropyl alcohol [CH3CH(OH)CH3, 99.7 % Merck]. The 
solution was kept on a magnetic stirrer for 1 h. As a 
final step, a few drops of Hydrochloric acid [HCl, 
2M35 % Merck] were slowly added in the solution and 
after each additive component is added, the final solu-
tion was subjected to the magnetic stirrer for 3 h. The 
solution was aged at room temperature for one day 
before deposition. The films were inserted into a fur-
nace and post annealed at 500 C temperatures in O2 
atmosphere for 30 minutes after deposition. The thick-
ness of the deposited films were determined using an 
ellipsometer (  633 nm). The Pd / TiO2 / Si MIS struc-
ture was developed by metalizing with palladium 
(~ 70 nm) using mask with circular holes of 1 mm di-
ameter on top of the TiO2 thin film by the vacuum va-
por deposition technique using vacuum coating unit 
(model No.12A4D Hind VAC, India). Later on, whole 
back side of the Si substrate was first metalized with 
titanium (~ 40 nm) and then with aluminum 
(~ 600 nm) for the ohmic contact. Final annealing of 
Pd / TiO2 / Si MIS structure had been done in the fur-
nace at 450 C for 7 minute in nitrogen ambiance to 
achieve proper front and back contacts. The Hewlett 
Packard, LCR meter (model No. HP-4284, USA) was 
used to measure (C-V) and (G-V) characteristics at 
room temperature with a 100 mV ac sweeping signal. 
DC leakage current through the structure was meas-
ured as a function of the bias voltage using semicon-
ductor device analyzer (Agilent Technology, B-1500 A). 
 
3. RESULTS AND DISSCUSSION 
 
The electrical properties of the thin film type capac-
itor depend upon the crystalline structure and defects 
of the films. Note that the defects of the films depend 
on the post-deposition annealing temperature and am-
biance. The thickness of TiO2 thin films were measured 
by the ellipsometric technique using a visible laser 
beam at   633 nm at an incident angle of 70 . The 
thickness was found 22  2 nm. The surface, optical 
and morphological properties of TiO2 thin films have 
already been reported in our previous work [11]. The 
deposited structure of TiO2 thin film was found porous 
in nature with anatase crystalline state. The capaci-
tance-voltage (C-V) and conductance-voltage (G-V) 
characteristics of Pd / TiO2 / n-Si MIS diode structure 
measured at different values of high frequencies (50, 
100, 200, 300, 500, 800 kHz and 1 MHz) are shown in 
Fig. 1 and Fig. 2, respectively. All the capacitance-
voltage curves contain three distinct regimes: accumu-
lation, depletion and inversion as shown in Fig. 1. The 
accumulation and depletion regions show dispersion at 
different high frequencies. In accumulation and deple-
tion regions, the measured capacitances decrease with 
increasing frequency whereas the changes are negligi-
ble in inversion region. Such dispersion in the MIS sys-
tem may be due to oxide charges at the interface and in 
the insulator. The main cause for the frequency disper-
sion in accumulation region of (C-V) characteristics is 
the formation of an inhomogeneous layer at insula-
tor/semiconductor interface. The (C-V) characteristics 
were found to be stretched along the voltage axis re-
vealing the presence of both acceptor and donor like 
interface traps distributed in semiconductor bandgap 
[12, 13]. This frequency dispersion of the capacitance in 
accumulation region is attributed to leaky behavior of 
the TiO2 thin film because inhomogeneous layer acts in 
series capacitance with insulator capacitance. 
 
 
 
Fig. 1 – C-V characteristic of Pd / TiO2 / n-Si MIS structure at 
different high frequencies as well as actual frequency 
 
The conductance as a function of gate bias voltage 
for different high frequencies is shown in Fig. 2. The 
value of conductance increases with increasing fre-
quency because of insulator capacitance in series with 
the interface trap resistance-capacitance network. The 
small peak behavior in the (G-V) characteristics indi-
cates the presence of interface states. 
 
 
 
Fig. 2 – G-V characteristic of Pd / TiO2 / n-Si MIS structure at 
different high frequencies 
 
The frequency error can be minimized by measuring 
the series resistance (RS) and applying a correction in 
measured values of (C-V) and (G-V) characteristics for 
desired information. When the MIS structure is biased 
into accumulation region the frequency-dependent 
properties of MIS devices can be described via the com-
plex impedance as given by [14] 
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The series resistance is the real part of the complex 
impedance which is given as 
 
 
2 2( )
m
S
m m
G
R
G C


 (2) 
 
where Cm and Gm are the measured capacitance and 
conductance in the accumulation region. The values of 
RS were calculated as a function of gate bias voltage for 
the frequency range 50 kHz to 1 MHz at room tempera-
ture using Eq. 2 (Fig. 3). It is seen that there is a clear 
peak of RS in each curve shown in Fig. 3. The peak of 
RS increases as the frequency decreases and peak al-
most disappears at sufficiently high frequencies. Such 
behavior of RS is attributed to the particular distribu-
tion of interface states (NSS) and localized trap charges 
at Si / TiO2 interface states and the interfacial insula-
tor layer at the metal-semiconductor interface. 
 
 
 
Fig. 3 – The variation of the series resistance of the 
Pd / TiO2 / n-Si MIS structure as a function of the bias voltage 
for various high frequencies 
 
The theory proposed by Yang et al. [15] for frequen-
cy-independent capacitance was calculated from the 
measured capacitance at two different measuring fre-
quencies with quantum mechanical correction accord-
ingly. The value of true frequency-independent capaci-
tance (Cactual) of TiO2 thin film is obtained as [15] 
 
 
2 2 2 2
2 2
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
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where Ci is the capacitance and Di = 1 / iCiRi is the 
measured at a fi frequency, i  j and Ri is the equivalent 
resistance. The frequency-independent capacitance is 
found to be compatible to the frequency at 300 kHz and 
it is also shown in Fig. 1. The interface trap density (Dit) 
has been calculated using Hill’s method [16] by consider-
ing single frequency (300 kHz) capacitance-voltage (C-V) 
and conductance-voltage (G-V) characteristics. The inter-
face trap density (Dit), fixed oxide charge density (Qf), 
flat-band voltage (VFb), dielectric constant (r) and effec-
tive oxide thickness (EOT) are 3.11  1011 eV – 1 cm – 2,  
– 1.9  109 cm – 2, 0.98 V, 17 and 3.98 nm respectively. 
TiO2 thin film based MIS structures generally show 
high leakage current, hence their applications are lim- 
 
 
Fig. 4 – Forward and reverse bias J-V characteristic of 
Pd / TiO2 / n-Si MIS structure 
 
ited to ultralarge-scale integrated circuits. Thus it be-
comes important to study the various conduction 
mechanisms in leakage current and causes of break-
down in devices. Fig. 4 shows the (J-V) characteristics 
of Pd / TiO2 / n-Si based MIS structure at room temper-
ature. The measurement has been carried out by 
sweeping the bias voltage from negative side to positive 
side. The maximum current density is found to be of 
0.068 A/cm2 at 5 V. There are several carrier conduc-
tion mechanisms involved simultaneously in transport 
process in high-k dielectric material such as Schottky-
Richardson (SR) emission, Poole-Frenkel (PF) emission 
and Fowler-Nordheim tunneling. The current conduc-
tion mechanism is mainly dependent on the insulating 
material composition, gate material, film thickness, 
voltage dependent insulator property and insulating 
film growth processing. So, it becomes necessary to 
check the dominancy of current conduction mechanism 
for TiO2 thin films grow by sol-gel process. A number of 
authors have employed these mechanisms with differ-
ent biasing voltages. It was found that SR emission 
conduction mechanism involves at lower bias voltages 
while at higher bias voltages other two conduction 
mechanisms generally dominate [17-21]. We have put 
current density-voltage data as per the trends suggest-
ed by previous authors. The closely observed results 
have been mentioned below. 
SR emission is dependent on the quality of the met-
al insulator interface and the insulating film which 
results from lowering of the barrier due to bias voltage 
and image forces. The current density owing to SR 
emission can be expressed as [13, 17, 20-21] 
 
 * 2 exp
4
T
dyn o ox
q qV
J A T
kT d 
  
     
    
 (4) 
 
where A* is the Richardson constant, k is the Boltzmann 
constant, q is the electronic charge, T is the tempera-
ture, ΦT is the barrier height, dyn is the dynamic dielec-
tric constant of the oxide, o is the permittivity of free 
space, dox is the oxide thickness and V is the applied bi-
as. SR emission has been illustrated in terms of ln(J) 
 KUMAR SHUBHAM, R.U. KHAN J. NANO- ELECTRON. PHYS. 5, 01021 (2013) 
 
 
01021-4 
versus the square root of the applied voltage (V1/2) using 
the experimental J-V curve measured at room tempera-
ture (Fig. 5). The straight line characteristics at relative-
ly low bias voltage confirm that the conduction of cur-
rent follows SR emission model. 
 
 
 
Fig. 5 – The curve of the semi logarithm (J) versus square 
root of the positive applied voltage (V1/2) TiO2 film to describe 
SR emission 
 
At moderate bias voltage the J-V characteristics of 
MIS structure is the best fitted by FP emission model. FP 
emission is associated with field enhanced thermal excita-
tion of charge carriers from traps. So mechanism of FP 
emission is bulk limited and depends on traps within the 
insulator. The expression for the FP current density is 
given as [13, 17-21] 
 
 expPf T
dyn o ox
q qV
J A V
kT d 
  
     
    
. (5) 
 
The ln(J/V) versus the square root of the applied volt-
age (V1/2) obtained from the experimental J-V curve is 
shown in Fig. 6. The straight line characteristics at mod-
erate bias voltage confirm the validity of FP emission 
model. Other researchers reported that the self-consistent 
dynamic dielectric constant opt < εdyn < εstatic can ensure 
the type of current conduction mechanism [22-23]. The 
optical dielectric constant (opt is determined from refrac-
tive index (n) of TiO2 thin film, 
opt = n2 = 2.23  2.23 = 4.97, measured by ellipsometer 
(Gaertner scientific corporation, Chicago) with a wave-
length of 633 nm. εdyn can be determined from the slope of 
a linear portion of curves of SR and FP emission mo-dels. 
The static dielectric constant (εstatic) is obtained from C-V 
characteristics of the MIS structure. The dynamic dielec-
tric constant extracted from the slop of plot ln(J) versus 
V1/2 for SR mechanism and slop of plot ln(J/V) versus V1/2 
is used in the case of the FP mechanism. FP analysis was 
found to be 68.7 which is higher than static dielectric con-
stant while for SR analysis the value was found to be 15.5 
consistent with the expected range of values. The linearity 
observed in the slopes suggests that current conduction 
takes place by both the emission processes but SR emis-
sion is dominated at room temperature. 
 
 
Fig. 6 – The curve of the semi logarithm (J/V) versus square 
root of the positive applied voltage (V1/2) for the TiO2 film to 
describe FP emission 
 
At high bias voltage role of tunneling process in the 
conduction of current cann’t be ruled out. FN tunneling 
model is used to verify the tunneling through the insula-
tor. The expression for FN tunneling is given as [13, 17-
19] 
 
 2 exp
b
J V
V
 
  
 
, (6) 
 
where b is a constant given by 
 
 
* 38 2 ( )
3
o T
ox
m m q
b d
qh
 
  (7) 
 
m* is the tunneling effective mass of the charge carrier 
in the tunnel barrier, m0 is the free electron rest mass, h 
is the Planck’s constant and ΦT is the barrier height of 
oxide. The FN model based on tunneling mechanism is 
applied to ln(J/V2) versus the reciprocal of the applied 
voltage (1/V) curve as shown in Fig. 7. The straight line  
 
 
 
Fig. 7 – The curve of the semi logarithm (J/V2) versus recip-
rocal of the positive applied voltage (1/V) for TiO2 film to 
describe FN tunneling 
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nature of the variation confirms (regime A) the applica-
bility of FN model at larger bias voltage more than 3 V. 
The current behavior for lower bias voltages (regime B) 
shows trap-assisted tunneling and quasi-saturation 
stages. 
 
4. CONCLUSION 
 
The interfacial and electrical properties of 
Pd / TiO2 / n-Si based MIS structure were characterized 
using C-V and G-V techniques. The C-V and G-V charac-
teristics exhibit frequency dependence due to traps in 
the insulating layer and at interface. TiO2 thin films 
have high dielectric constant with good interface quality 
with Si. The leakage current conduction is checked with 
different conduction model and was found to be con-
sistent with previous reported results. In the low bias 
range SR emission model is found to dominate followed 
by FP emission model at moderate bias voltage. The 
effect of tunneling at high voltage is also confirmed by 
application of FN model. Leakage current is acceptable 
for most of the electronics circuits. So high quality TiO2 
films deposited by Sol-Gel process can be used to develop 
a variety of thin film devices for electronic applications.  
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